




CT-X2058 CT-X2018



STEREO CAR CASSETTE RECEIVER

• BASIC TAPE MECHANISM: CDS-36SCH-94

• TYPE: YL

REVISION PUBLISHING

This Service Manual is the "Revision Publishing" and replaces "Simple Manual" (S/M Code No. 09-983-263-40I).

SERVICE

SPECIFICATIONS

RADIO SECTION

(FM)

Frequency Range:

87.5 MHz-108 MHz

(100-kHz steps)

87.5 MHz-108 MHz

(50-kHz steps)

Usable Sensitivity:

50 dB Quieting Sensitivity:

12.7 dBf 17.2 dBf 80 dB

Frequency Response:

30 Hz-15,000 Hz

S/N Ratio:

IF Rejection:

63 dB

Stereo Separation:

35 dB at 1 kHz

Alternate Channel Selectivity: 70 dB

Capture Ratio:

3 dB

(AM)

Frequency Range:

530 kHz-1,710 kHz

(10-kHz steps) 522 kHz-1,620 kHz

(9-kHz steps)

Usable Sensitivity:

30 µV (30 dB)

TAPE SECTION

Wow/Flutter:

0.1% (WRMS)

Tape Speed:

4.8 cm/sec. (17/8 ips)

S/N Ratio:

50 dB

40 dB

Frequency Response:

40 Hz-14,000 Hz

Stereo Separation:

FF/REW Time:

190 sec. (C-60)

AUDIO SECTION

Max. Power Output:

25 W X 4 channels

CD IN input

Input sensitivity (load impedance)

CD IN:

500mV (10 k Ω)

GENERAL

Power-Supply Voltage: 14.4 V (11 to 16 V allowable),

DC, negative ground

Load Impedance:

4 Ω

Bass \pm 10 dB at 100 Hz Tone Control:

Treble \pm 10 dB at 10 kHz

Preamp Output Voltage (load impedance):

2.2 V (10 k Ω)

Installation size:

 $182(W) \times 53(H) \times 155(D) \text{ mm}$

 $(7^{1}/_{4}(W) \times 2^{1}/_{8}(H) \times 6^{1}/_{8}(D) \text{ inches})$

· Design and specifications are subject to change without notice

ACCESSORIES LIST

REF. NO	PART NO.	KANRI	DESCRIPTION
		NO.	
1	S7-0X8-147-00	1 II	B ENG/SPA/PORTU
2	S2-2X8-KT2-00	0 KI	EY,RELEASE
3	S2-2X5-KT4-00	0 RI	EAR MOUNTING BRACKET
4	S0-9X6-KT1-00	0 PA	ANEL CASE P.P
5	S2-050-654-09	1 N	UT M5
6	S1-850-031-52	0 SC	CREW, 5-15
7	S0-650-651-01	4 SC	CREW, 10-M5-10
8	S3-309-005-20	3 SI	PRING WASHER M5
9	S3-410-005-00	3 PI	LANE WASHER 10-5-0.5
10	S6-694-326-2E	S SI	PK

ELECTRICAL MAIN PARTS LIST

REF. NO		NRI DESCRIPTION O.	REF. NO		NRI DESCRIPTION O.
IC	1	O.	C509	87-010-866-010	CAP,E 10UF-63V
			C510	87-010-377-010	CAP,E 3300UF-16V
	S3-320-622-564	IC,KIA6225S	C602	87-015-682-040	CAP,E 22-16V
	S3-375-373-E16	IC, LC75373E	C603	87-010-248-040	CAP, E 220-10V
	87-A20-599-010	IC, HA13154A	C604	87-010-112-040	CAP,E 100-16V
	S3-350-994-D84 S3-32B-A09-T18	IC, PST994D IC, BA09T	C605	87-010-553-080	CAD R 47-16W
	55 52D A05 110	10, DA051	C606	87-010-555-010	CAP,E 47-16V CAP,E 100-10V
	87-A20-877-010	IC,TC9321F-015	C633	87-010-553-010	CAP,E 47-16V
	S3-339-297-F14	IC,TC9297F	C702	87-010-555-010	CAP, E 100-10V
		,	C751	87-010-553-080	CAP, E 47-16V
TRANSIST(OR		C752	87-015-698-080	CAP,E 4.7-50V
	00 000 101 000	pmc44.tmc	C753	87-010-053-080	CAP, E 1-50V
	87-026-464-080	TR, DTC114TS	C831	87-010-053-080	CAP, E 1-50V
	87-026-610-080 S1-71H-003-E00	TR,KTC3198-Y TR,KTA1267Y	C832	87-010-053-080	CAP, E 1-50V
	87-026-311-080	TR, DTB123YS	CON231	S6-040-825-5NT	CONN, 8P 2.5 PITCH WAFER
	S3-147-320-325	TR, KTC3203Y	CON831	S6-051-5B6-8M1	CONN, 15P DET
	55 217 525 525	,	D701	S3-051-012-400	LED, LAMP 3MM(RED)
	S3-1KT-A16-58Y	TR, KTA1658Y	J101	S8-48K-T67-900	ANT, SOCKET
	S3-1KT-C43-69Y	TR, KTC4369Y	J451	S6-1DA-E24-2V5	JACK, RCA 2P
	87-026-572-080	TR, DTA114TS	L101	87-003-143-080	COIL, 4.7UH 2X4MM
	S3-1DT-C36-3TS	TR,DTC363TS			
			L701	87-003-149-080	COIL,47UH
			L702	87-003-383-010	COIL, 1UH
DIODE			L731	87-003-149-080	COIL,47UH
	00 000 465 000	DECOR 4.0012217 2511	SW901	S4-1SK-Y12-002	SW, SLIDE MINI 1P2T
	87-020-465-080	DIODE, 1SS133VR=35V	TUN101	S0-3FA-E34-001	TUNER PACK FAE340-A02
	87-001-783-080 87-070-334-010	DIODE, 1N4002 ZENER, MTZ10B	V701	G2 770 000 012	Wimat 7 0 Mil
	87-070-136-080	ZENER, 5.1V	X701	S3-772-000-013	X'TAL,7.2 MHZ
	87-017-932-080	ZENER, MTZJ6.2B			
	07 017 332 000	BENEAU, III 200. BE	FRONT C.I	3	
	S3-040-806-2UD	C-ZENER, DIODE (SMD TYPE)			
	87-017-779-080	DIODE,1SS355	CON801	S6-051-5B6-7M1	CONN, 15P DET
			LCD801	S3-580-08K-TKA	LCD, DISPLAY
			PL801	S3-6X8-KT1-006	LAMP CAP BLUE
MAIN C.B			PL801	S8-790-653-602	PILOT LAMP 9V 60MA
C105	07 010 552 000	CAR E 47 160	PL802	S3-6X8-KT1-006	LAMP CAP BLUE
C105	87-010-553-080 87 - 010- 49 5-040	CAP,E 47-16V CAP,E 2.2-50V	DT 000	00 300 CE1 C01	DILOR LAND OU COMA
C107	87-010-553-080	CAP,E 2.2-30V CAP,E 47-16V	PL802 PL803	S8-790-653-602 S3-6X6-KT1-000	PILOT LAMP 9V 60MA LAMP CAP GREEN
C109	87-010-053-080	CAP,E 1-50V	PL803	S8-790-653-602	PILOT LAMP 9V 60MA
C110	87-010-053-080	CAP,E 1-50V	PL804	S3-6X6-KT1-000	LAMP CAP GREEN
		,	PL804	S8-790-653-602	PILOT LAMP 9V 60MA
C115	87-010-053-080	CAP,E 1-50V			
C116	87-010-053-080	CAP, E 1-50V	PL806	S3-6X6-KT1-000	LAMP CAP GREEN
C118	87-010-553-080	CAP, E 47-16V	PL806	S8-790-653-602	PILOT LAMP 9V 60MA
C203 C204	87-010-378-040 87-010-378-040	CAP,E 10-16V CAP,E 10-16V	PL807	S3-6X6-KT1-000	LAMP CAP GREEN
C204	0/-010-3/0-040	CAP, E 10-10V	PL807 PL808	S8-790-653-602 S3-6X6-KT1-000	PILOT LAMP 9V 60MA LAMP CAP GREEN
C205	87-010-555-010	CAP,E 100-10V	FLOOD	23-0V0-VII-000	DAMP CAP GREEN
C206	87-010-555-010	CAP, E 100-10V	PL808	S8-790-653-602	PILOT LAMP 9V 60MA
C209	87-010-053-080	CAP,E 1-50V	SW801	S4-711-015-0K1	SW, TACT 2PINS
C210	87-010-053-080	CAP, E 1-50V	SW802	S4-711-015-0K1	SW, TACT 2PINS
C211	87-010-555-010	CAP, E 100-10V	SW803	S4-711-015-0K1	SW, TACT 2PINS
			SW804	S4-711-015-0K1	SW, TACT 2PINS
C231	87-010-553-080	CAP,E 47-16V			
C301	87-010-553-080	CAP,E 47-16V	SW805	S4-711-015-0K1	SW, TACT 2PINS
C303	87-010-053-080	CAP,E 1-50V	SW806	S4-711-015-0K1	SW, TACT 2PINS
C304 C305	87-010-053-080 87-010-378-040	CAP,E 1-50V CAP,E 10-16V	SW807	S4-711-015-0K1	SW, TACT 2PINS
C303	01-010-310-040	CAP, E 10-10V	SW808	S4-711-015-0K1	SW, TACT 2PINS SW, TACT 2PINS
C306	87-010-378-040	CAP,E 10-16V	SW809	S4-711-015-0K1	SW, TACT ZPINS
C311	87-010-378-040	CAP.E 10-10V CAP.E 10-16V	SW810	S4-711-0S5-0K1	SW, SMD TACT 2PIN
C312	87-010-378-040	CAP,E 10-16V	SW811	S4-711-0S5-0K1	SW, SMD TACT 2PIN
C317	87-010-378-040	CAP,E 10-16V	SW812	S4-711-035-0K1	SW, TACT 2PINS
C318	87-010-378-040	CAP, E 10-16V	SW813	S4-711-0S5-0K1	SW, SMD TACT 2PIN
			SW814	S4-711-015-0K1	SW, TACT 2PINS
C319	87-010-053-080	CAP,E 1-50V			
C320	87-010-053-080	CAP,E 1-50V	SW815	S4-711-015-0K1	SW, TACT 2PINS
C321	87-010-053-080	CAP, E 1-50V	SW816	S4-711-015-0K1	SW, TACT 2PINS
C322	87-010-053-080	CAP, E 1-50V	SW817	S4-711-015-0K1	SW, TACT 2PINS
C324	87-010-553-080	CAP,E 47-16V	SW818	S4-711-015-0K1	SW, TACT 2PINS
C457	87-010-053-080	CAP,E 1-50V	SW819	S4-711-015-0K1	SW, TACT 2PINS
C457	87-010-053-080	CAP,E 1-50V CAP,E 1-50V	SW820	S4-711-015-0K1	SW, TACT 2PINS
C501	87-010-053-080	CAP,E 1-50V	DWOZU	D# \TT_OTD_AVT	511, 12101 21 1110
C502	87-010-053-080	CAP,E 1-50V			
C503	87-010-053-080	CAP, E 1-50V	JACK C.B		
C504	87-010-053-080	CAP,E 1-50V			

REF. NO

PART NO.

. KANRI

DESCRIPTION

NO.


S6-1MO-JB3-2B0

JACK, AUX

J801 HEAD C.B

SW C.B

○ チップ抵抗部品コード / CHIP RESISTOR PART CODE



チップ抵抗


Chip resistor

容量	種類	許容誤差	記号	寸法 / Diamen	sions (1	mm)		抵抗コード : A
Wattage	Type	Tolerance	Symbol	外形 / Form	L	W	t	Resistor Code : A
1/16W	1608	5%	CJ	<u>←</u> _L → ↓ .	1.6	0.8	0.45	108
1/10W	2125	5%	CJ		2	1.25	0.45	118
1/8W	3216	5%	CJ	W	3.2	1.6	0.55	128

TRANSISTOR ILLUSTRATION




KTC3198 KTC3203




ECB


DTA114TS DTB123YS DTC114TS DTC363TS KTA1267





ВСЕ

KTA1658 KTC4369









IC DESCRIPTION IC, TC9297F

Pin No.	Pin Name	I/O	Description
1 ~ 4	K1 ~ K4	I	Key scan inputs. A maximum of 6x5=30 key data can be input with a matrix of key scan outputs T0 ~ T5. When "H" is applied to this pin, scanning of keys will start. These pins incorporate pull-down resistors.
5 ~ 10	T0 ~ T5	0	Key scan timing outputs. Since a load resistor RON is built into the N-ch to form a key matrix, a diode is not necessary. In normal operation, these pins output "H", and when "H" is applied to key scan inputs K0 ~ K4, key scanning will start.
11	COM1	О	LCD common signal outputs. When 1/2 duty is set, matrixing of COM1, 2 and
12	COM2	О	$S0 \sim S39$ allows the display of up to 80 segments. When 1/3 duty is set, matrixing of
13	S0/COM3	0	COM1-3 and S1 \sim S39 allows display of up to 117 segments.In the 1/3 duty mode, the S0 pin is used as a COM3 pin.
14 ~ 48	S1 ~ S35	0	LCD segment signal outputs. When 1/2 duty is set, matrixing of COM1, 2 and S0 ~ S39 allows display of up to 80 segments. When 1/3 duty is set, matrixing of
49 ~ 52	S36/ OT3 ~ S39/ OT 0	0	COM1-3 and S1 ~ S39 allows display of up to 117 segments. S36 ~ S39 are commonly used for LED drivers. The LED driver outputs become N-ch open drain outputs, and the LEDs can be directly indicated since they are driven by high current.
53	GND	_	GND
54	osc		C and R which are attached externally form an oscillator. The oscillation frequency is shown by the following formula: $fosc \ \ = \ 1.5/(C \cdot R)[Hz]$ For example, when C = 0.01 μ F and R = 30 k Ω , $fosc \ \ = \ 5 \ kHz.$
55	VDD		Power supply input. Normally, a voltage $VRST \sim 5.5 \text{ V}$ is applied. This pin is provided with a power-on reset function: the system reset will function when power is turned on or VDD is less than 3 V (standard).
56	RST	I	Device system reset signal input. When RST input is "L", the oscillator will stop, all internal data will be reset and the LCD output pins and key scan output pins will be fixed at "H". For normal operation, connect this pin to VDD, since the device incorporates a power-on reset circuit.
57	СК	I	Serial interface pins. The device communicates the display data, key input data and the data which controls these with the controller. When the CE pin is "L", data will not be
58	DATA	I/O	communicated. When it goes "H", data will be communicated between the DATA pin and controller, synchronized with the clock signal input to the CK input pin. All these
59	CE	I	pins have Schmitt input circuits.
60	К0	I	Key scan input. A maximum of $6x5=30$ key data can be input with a matrix of key scan outputs $T0 \sim T5$. When "H" is applied to this pin, scanning of keys will start. This pin incorporates a pull-down resistor.

IC, TC9321F

Pin Name	I/O	Description				
P6-1 ~ P6-4	ľO	4-bit x 2 (P6-1 ~ P7-4) and 2-bit (P8-1 ~ P8-2) I/O ports. These ports can designate				
P7-1 ~ P7-4	I/O	inputs and outputs for every bit: the designation is executed by the contents of the				
P8-1 ~ P8-2	I/O	internal ports called PORT-6 - PORT-8 I/O CONTROL. (See notes 1-3)				
T0 ~ T7	0	4-bit (T0 \sim T3) and 4-bit (T4 \sim T7) output port. These pins are usually used as the key				
10~17		return timing output signals of key matrix. (See notes 2 and 3)				
OT1 ~ OT4	0	4-bit output port. (See notes 2 and 3)				
		Since this pin is not connected to any internal chip, it can be open or connected to				
N. C	_	GND or VDD. With TC93P21F OTP product, this pin is a Vp-p terminal.				
		Therefore, if it is connected to VDD, TC93P21F can be used as it is.				
		4-bit input port for key matrix input. When a key command which designates this port				
170 170		is executed for the operand, the data of these pins will be written to the RAM. All pins				
K0 ~ K3	1	have pull-down resistors. The T0 ~ T7 output port is usually used for the key return				
		timing signal outputs				
		4-bit (P4-1 ~ P4-4) I/O port. This port can designate inputs and outputs for every bit:				
P4-4 ~P4-1	I/O	the designation is executed by the contents of the internal port called PORT-4 I/O				
		CONTROL. (See notes 1 ~ 3)				
		3-bit I/O port.				
		This port can designate inputs and outputs for every bit: the designation is executed by				
P3-3/ADIN2/DAOUT	I/O	the contents of the internal port called PORT-3 I/O CONTROL. These pins are also				
		used as the analog inputs of the built-in 6-bit, 2-channel A/D converter as well as the				
		analog output of the 1-channel D/A converter. Switching between A/D and D/A				
		converter inputs/output is controlled by the contents of the ADON, DAON and				
		ADSEL bits. The built-in A/D converter uses a sequential comparison method with				
P3-2/ADIN1	ī	program: P3-1 is a reference voltage input, P3-2 is an analog comparison voltage input				
		and P3-3 is an analog comparison voltage input or analog voltage output.				
		Note: The ladder resistor which generates an internal D/A reference voltage is				
		commonly used for A/D and D/A converters. When the A/D and D/A converters are				
		used simultaneously, the DAON bit is set to "0" and the D/A output is set to high				
P3-1/DC-REF	Ţ	impedance during A/D conversion. Therefore, the voltage must be maintained by a				
13 1/20 141		capacitor, etc.				
		(See notes $1 \sim 3$)				
		4-bit I/O port. This port can designate inputs and outputs for every bit: the designation				
P2-4/STB	О					
		is executed by the contents of the internal port called PORT-2 I/O CONTROL. This				
P2-3/CK	О	port is commonly used with serial interface (SIO). Switching of SIO is controlled by the content of the SIO ON bit. If this serial interface is used, the peripheral optional				
		ICs can be firmly controlled when the SIO command is executed. The serial transfer				
P2-2/SO	0	format can be selected by program from two modes: NCD/NCD. When the NCD mode				
P2-1/S1	I	is selected, the P2-4/STB and P2-1/S1 pins can be used as the P2-4 and P2-1 I/O ports.				
		(See notes 1 ~ 3)				
1						
P1-4 ~ P1-1	I/O	4-bit (P1-1 ~ P1-4) I/O port. This port can designate inputs and outputs for every bit: the designation is executed by the contents of the internal port called PORT-1 I/O				
	P6-1 ~ P6-4 P7-1 ~ P7-4 P8-1 ~ P8-2 T0 ~ T7 OT1 ~ OT4 N. C K0 ~ K3 P4-4 ~ P4-1 P3-2/ADIN1 P3-1/DC-REF P2-4/STB P2-3/CK P2-2/SO	P6-1 ~ P6-4 I/O P7-1 ~ P7-4 I/O P8-1 ~ P8-2 I/O T0 ~ T7 O OT1 ~ OT4 O N. C — K0 ~ K3 I P4-4 ~ P4-1 I/O P3-3/ADIN2/DAOUT I/O P3-1/DC-REF I P2-4/STB O P2-3/CK O P2-2/SO O				

Pin No.	Pin Name	I/O	Description
43	TEST	I	Test mode control input. The test mode is entered with "H" input and normal operation
			is entered with "L" input or no-connection status. (A pull-down resistor is built in.)
			Device system reset signal input. The reset signal is supplied while \overline{INI} is "L". When it
			goes "H", the program will start from address 0. Since the system is usually reset when
44	ĪNĪ	I	$0 \rightarrow 3.5 \text{V}$ is supplied to VDD (power on reset), this pin is fixed at "H".
			Note: After the system is reset, the I/O port is set to the input mode, but the output port
			is uncertain, so it must be initialized by program as required.
			INH port input.Normally, this is used as the radio mode select signal input or battery
			detection input signal. When the CKSTP command is used during programming, and
			executed while the $\overline{\text{INH}}$ pin is "L", the internal clock generator and CPU will stop, and
			the device can be set to the memory backup status with low consumption current (10
45	ĪNH	I	μ A or less). In this status, all output pins are automatically set to "L".
			Note: The CKSTP command is valid when the \overline{INH} pin is "L". If it is executed when
			INH is "H", it will operate the same as the NOOP command.
			Note: In the radio off mode or backup mode, all the reference internal port (4 bits)
			must be set to "1" (PLL off mode).
			IF signal inputs of IF counter, which counts the IF signals in the FM and AM bands
46	HEINIO (INIO	,	and detects auto-stop. The input frequency range is 0.1-20 MHz (0.3 Vp-p min.). There
40	IFIN2/IN2	I	is a built-in input amp that operates with C coupling and small amplitude. These pins
			can be used as the input ports, and this selection is executed by the content of the IN
			CONTROL port.
47	TETALL CONT.	,	Note: When the IF counter is used, the inputs for which all reference internal ports (4
47	IFIN1/IN1	I	bits) are set to "1", or not selected by the IFIN1 bit (input select bit), are pulled down.
			(See note 1)
			PLL phase comparison tri-state outputs. "H" is output when the division output of the
40.40	DO2 DO1		programmable counter is higher than the reference frequency, "L" is output when it is
48, 49	DO2, DO1	0	lower, and high impedance is set when they coincide. DO1 and DO2 are connected in
			parallel.
50	GND2		Ground of analog circuits of PLL, IF counter and AD/DA converters
	,		Programmable counter input in the FM band. The PLL command switches between the
			1/2 + pulse swallow method (FMH mode) and pulse swallow method (FML mode).
			With the pulse swallow method, the 30-185MHz (0.5Vp-p min.) local oscillation
51	TEN MENT		output (VCO output) is input when the 30-140MHz (0.3Vp-p min.), 1/2 prescaler input
51	FMIN	I	is given. An input amp is built in, and C-coupling, small-amplitude operation is
			performed.
			Note: If the all the reference internal ports (4 bits) are set to "1", or LF mode or HF
			mode is set, the input is pulled down.

Pin No.	Pin Name	I/O	Description
52	AMIN	I	Programmable counter input in the AM band. The PLL command switches between the direct division method (LF mode) and pulse swallow method (HF mode). With the direct division method, the 0.5-20MHz (0.3Vp-p min.) local oscillation output (VCO output) is input; with the pulse swallow method, the 1-40MHz (0.3Vp-p min.) local oscillation output (VCO output) is input. An input amp is built in, and C-coupling, small-amplitude operation is performed. Note: If the all the reference internal ports (4 bits) are set to "1", or FMH mode or FML mode is set, the input is pulled down.
53	VDD		Power input. When PLL is operating, $5 \text{ V} \pm 10\%$ is applied. The voltage can be dropped to 2 V in the backup status (when the CKSTP command is being executed). If the voltage drops below 3.5 V when the CPU is operating, the CPU will stop to prevent malfunctions. When the voltage rises to more than 3.5 V, the CPU will restart. This status (Wait mode) can be detected by the Wait F/F bit, so the CPU should be initialized and the clock corrected by program as required. When the voltage $0 \rightarrow 3.5 \text{ V}$ is applied to this pin, the system reset signal will be supplied to the device, and the program will start from address 0. Note: Set the rise time of the device supply voltage between 10-100 ms because of the power on reset operation. (See note 1)
54	GND1	_	Ground of the CPU and logic block
55, 56	XT, \overline{XT}		For the connection of a 7.2MHz crystal oscillator. Adjust the oscillation frequency (7.2MHz), observing the LCD segment waveforms. The oscillator stops automatically when the CKSTP command is executed.
57 ~ 60	P5-1 ~ P5-4	I/O	4-bit (P5-1 ~ P5-4) I/O port. This port can designate inputs and outputs for every bit: the designation is executed by the contents of the internal port called PORT-5 I/O CONTROL. (See notes 1-3)

Note 1: When a reset signal (VDD = 0 → 3.5V and INI = "L" → "H") is input to the device, the I/O ports will be set to inputs, the common pins of I/O ports and AD/DA converters will be set to inputs of I/O ports, the common pins of I/O ports and serial I/O ports will be set to inputs of I/O ports will be set to IF counter inputs.

Note 2: When the CKSTP command is executed, all outputs of the output ports and I/O ports will be set to "L".

Note 3: When the device is reset, the contents of output ports and internal ports are uncertain, so the device should be initialized by program as required.


IC, LC75383E

Pin No.	Pin Name	I/O	Description	
1	RVRIN	I	4dB VR input. Must be driven with low impedance.	
2	RCOM		1dB VR common pin	
3~5	RT1~RT3	_	For the connection of capacitors that compensate for bass and treble in the tone controcircuits. A high-frequency compensation capacitor must be connected between T1 and T2. A low-frequency compensation capacitor must be connected between T2 and T3.	
6	RT OUT	0	Tone control output	
7	RS IN	I	Super bass input. Must be driven with low impedance.	
8~10	RS1~RS3	_	For the connection of super bass compensation capacitors	
11	RS OUT	0	Super bass output	
12	FR IN	I	Fader input. Must be driven with low impedance.	
13	FR	О		
14	RR	0	Fader outputs. The front and rear sides can be faded independently.	
15	VSS		Ground	
16	CL	I		
17	DI	I	Serial data and clock inputs for control	
		_	Chip enable. Data is written to the internal latch when the chip enable signal goes "L"	
18	CE	-	from "H", and each analog switch is activated. Data transfer is enabled at "H".	
			Generates a 1/2VDD power source. A capacitor must be connected between Vref and VSS as a troubleshooting against power ripples.	
19	Vref	_		
20	RL	0		
21	FL	О	Fader outputs. The front and rear sides can be faded independently.	
22	FLIN	I	Fader input. Must be driven with low impedance.	
23	LSOUT	0	Super bass output	
24~26	LS3~LS1	_	For the connection of super bass compensation capacitors	
27	LS IN	I	Super bass input. Must be driven with low impedance.	
28	LT OUT	0	Tone control output	
29~31	LT3~LT1		For the connection of capacitors that comensate for bass and treble in the tone control circuit. A high-frequency compensation capacitor must be connected between T1 and T2. A low-frequency compensation capacitor must be connected between T2 and T3.	
32	LCOM	_	1dB VR common pin	
33	LVRIN	I	4dB VR input. Must be driven with low impedance.	
34	LSELO	О	Input selector output	
35	L1	I		
36	AUX/L	I		
37	TP/L	I	Signal inputs	
38	TU/L	I		
39	VDD	_	Power supply	
40	TU/R	I		
41	TP/R	I	Signal inputs	
42	AUX/R	I		


Pin No.	Pin Name	I/O	Description	
43	R4	I	Signal input	
44	RSELO	0	Input selector outputs	

IC BLOCK DIAGRAMS


IC, HA13158





IC, KIA6225S



LCD DISPLAY








MECHANICAL PARTS LIST 1/1

REF. NO	PART NO.	KANRI DESCRIPTION		REF. NO	PART NO.	KANRI DESCRIPTION
		NO.				NO.
1	S2-9X8-KT5-00	1 RING, TUNE HRABS		26	S0-2X8-KT1-00	O REAR PANEL HRABS
2	S5-8X8-KT7-00	1 BTN-HRABS J-WHITE SPY	BLK (T-00	27	S5-8X8-KT1-00	1 CASE LCD
3	S6-0X8-KT1-00	5 LCD WIN PC CLEAR SPY		28	S9-0X8-KT2-00	0 LENS, LCD
4	S5-8X8-KT8-00	1 BTN-HRABS J-WHITE SPY	SILVER (T	29	S6-8X8-KT1-00	0 LENS, HOLDER
5	S5-8X8-KTA-00	1 BTN-HRABS J-WHITE SPY	SILVER (T	30	S1-9X8-KT1-00	1 TRIM HRABS DARK
6	S5-8X8-KTB-00	1 BTN-HRABS J-WHITE SPY	SILVER (T	31	S2-2X8-KT1-00	O HOLDER HALF
7	S5-8X8-KT9-00	1 BTN-HRABS J-WHITE SPY	SILVER (T	32	S3-0X8-KT1-00	0 BASE HRABS
8	S5-8X8-KT6-00	1 BTN-HRABS J-WHITE SPY	BLK(T-00	33	S1-1X8-KT1-00	3 DOOR, TAPE
9	S5-8X8-KT5-00	1 BTN-HRABS J-WHITE SPY	BLK(T-00	34	S7-1C8-181-00	0 SPR,DOOR
10	\$5-8X8-KT4-00	1 BTN-HRABS J-WHITE SPY	BLK(T-00	35	S2-9X8-KT2-00	0 STOPPER DFP A
11	S5-8X8-KT3-00				S7-1X8-KT1-00	O SPR-T, P-UP
12	S5-8X8-KT2-00	1 BTN-HRABS J-WHITE SPY	LASER CU	37	S2-9X8-KT1-00	O STOPPER DFP
13	S8-6X5-KT1-10	1 BADGE (AIWA LOGO)		38	S7-7X6-KT3-00	O SPR,E P-UP SWPB
14	S0-0X8-KT1-00			39	S2-8X8-KT4-00	O BASE LOCK
15	S5-8X8-KTD-00	1 BUTTON- HRABS BLACK(J	-001N) W/	40	S2-9X8-KT3-00	0 JOINT DFP L
16	S7-7X6-KT1-00			41	S2-9X8-KT4-00	0 JOINT DFP R
17	S5-8X8-KTC-00	1 BTN-HRABS J-WHITE SPY	BLK(T-00	43	S9-1X8-KT1-00	
18	S5-8X8-KTF-00	1 BTN, FF		A	87-067-643-01	0 SCREW, 2-10 B/T
19	S5-8X8-KTE-00	11 BUTTON- HRABS BLACK(J	-001N) W	В	87-255-073-41	0 SCREW,M2.6-6 B/M
20	S7-1X5-KT5-10	00 SPR, BUTTON		C	87-353-034-21	0 SCREW, 2-5 P/T
21	S8-48K-T67-90	0 ANT, SOCKET			87-253-072-41	
22	S5-8X7-KTF-00	2 BTN-EJECT (LONG)			87-745-094-41	
23	S5-9X8-KT1-00	00 JOINT LOCK			87-265-071-41	
	S9-58X-8KT-10			-	87-252-034-41	
25	S9-0X8-KT1-00	00 LENS, MAIN		H	82-8X8-KT3-00	O SCREW, 2.6M-4 THIN
				_	87-741-096-41	
				J	87-251-096-41	0 SCREW, 3-10 B/M



TAPE MECHANISM PARTS LIST 1/1

REF. NO	PART NO.	KANRI DESCRIPTION NO.	REF. NO	PART NO.	KANRI DESCRIPTION NO.
2 3 4	SX-003-610-09 S0-036-201-00 S1-003-630-18 S1-003-640-15 S1-003-840-14	0 GEAR SELECTOR 0 COLLAR(SELECTOR GEAR) 0 DASH SPG	57 58 59	S1-003-610-53 S1-003-640-06 S1-003-830-12 S1-003-610-23 S1-003-640-02	0 HEAD PLATE SPG 0 ROLLER PROGRAM 0 LEVER,CHANGE(B)
8 9	S1-003-640-03 S1-003-820-14 S1-003-620-07 S1-003-620-03 S1-003-620-01	0 ARM GEAR LOCK 0 RATCHET 0 GEAR REDUCTION(B)	61 62 63 64	S1-003-610-29 SX-003-660-77 S1-003-640-08 S1-003-640-17 S1-003-850-01	0 LEVER BRACKET ASSY(D) 0 PROGRAM ARM SPG 0 CHANGING ARM SPG
12 13 14	S1-003-620-09 S1-003-620-04 S1-003-620-14 SX-003-660-81 SX-013-620-01	0 GEAR REDUCTION(A) 0 GEAR DETECTOR 0 REEL SPINDLE ASSY(D)	67 68 69	SX-003-610-10 SX-013-820-06 S1-003-640-18 SX-003-620-15 S1-005-820-21	0 CM BRACKET ASSY(X) 0 EARTH SPG(R) 0 TU GEAR ARM ASSY
17		LEVER CONVERSION BELT SUB(C) GEAR PULLEY	72 73 74	SX-003-610-25 S1-003-620-08 S1-003-610-26 S1-003-660-10 S0-036-601-00	0 ARM,FF 0 ARM,FR(B) 1 FLYWHEEL ASSY(BR)
22 23	S1-003-610-06 S1-003-640-05 S1-003-610-07 S1-003-640-04 S1-013-810-10	0 EJECT CAM SPG 0 LEVER EJECT 0 EJECT LEVER SPG	77 78 79	S1-003-650-04 S1-001-250-17 S1-003-670-01 S1-003-670-07 S1-013-870-02	0 MYLAR WASHER 0 SW,PWB 0 SW,SLIDE
26 27 28 29 30	SX-003-610-19 S1-005-820-04 S1-013-810-02 S1-003-640-07 S1-003-640-23	TAPE HOOKER HANGER CASS(X) EJECT CAM LOCK SPG	82 83 84	S1-013-870-87 S1-003-670-02 S1-003-670-04 S1-003-670-03 SX-003-660-75	0 WIRE A 60MM(BLK) 0 WIRE C 55MM(YEL) 0 WIRE B 60MM(RED)
32 33	S1-003-610-180 S1-003-650-060 S1-003-670-340 S1-003-820-340 S1-003-830-150	0 LINK RETURN 0 SW, POWER 0 ARM MUTE(N)	B C D	S2-171-150-40 S2-171-160-32 S2-171-200-50 S2-171-250-60 S2-133-170-30	9 E-RING 1.6-3.2 1 E-RING 2.0 1 E-RING 2.5
37	SX-003-660-82	0 ROLLER HP(B) 0 HEAD PLATE ASSY(S) 0 PINCH ARM SPG(R)	G H I	S2-181-200-30 S1-003-650-23 S2-182-100-32 S2-133-170-40 S2-133-170-60	0 PSW-S(REEL) 1.5-3.2-0.2 D PSW 2.1-3.2-0.25 C SCREW,M1.7-4
42 43	S1-003-630-42 S1-003-670-57 S1-003-630-04 S1-003-610-15 S1-003-640-11	0 MOTOR 0 ROLLER FF 0 SPG SUPPORT PLATE	L M	S2-138-200-30 S2-136-200-40 S2-133-200-40 S2-103-200-70 S2-103-200-25	F SCREW,FLAT M2-4 C SCREW,PLAIN M2-4 C SCREW,PLAIN M2-7
	\$0-036-401-00 \$1-003-670-84 \$1-013-820-05 \$1-013-810-06 \$1-003-820-18	HEAD ARM ADJUSTER(B) ADJUSTER SHIM(X)	Q R S	S2-101-200-40 S2-101-200-30 S1-013-850-02 S1-003-650-05 S1-013-650-01	F SCREW,FLAT M2-3 0 SCREW,AZIMUTH PLAIN M2-5 0 SCREW,HOOK EJECT M2-5
53 54	\$1-013-820-04 \$1-013-860-03 \$1-003-640-12 \$1-003-640-01 \$1-003-610-51	PINCH ARM(L) ASSY PINCH ARM SPG(F) LEVER SPG FF/REW	U V		

サービス技術ニュース					
番号	連絡内容				
G					
G					
G					

アイワ株式会社 AIWA CO.,LTD.

931261

Tokyo Japan